This paper presents a state assignment technique to reduce dynamic power consumption in ,finite state machines (FSM).
Introduction
The demand for battery-powered products has resulted in a significant interest in energy efficient design. Meanwhile, integrated-circuit densities and operating speeds have continued to increase, following the Moore's Law. The result is that VLSI circuits are becoming larger, faster, and more complex and because of this, dissipating ever-increasing amount of power.
These increases in power have created new and difficult challenges for circuit designers. Realizing that static voltage scaling was insufficie'nt to solve the "power problem," designers subsequently began to focus on advanced design methodologies and tools to address the power issues. Complicating designers' attempts to deal with these issues are the complexities of modern IC designs and the design flows required to build them.
In recent years, various types of design automation techniques and tools have been developed that focus on poweraware andor power-efficient design. Many works have been reported that address power modelling at different abstraction levels, power estimation, and power optimization, and low power synthesis [6] . Low power synthesis includes state assignment, retiming, logic minimization and technology mapping.
State encoding/assignment, as a crucial step in the synthesis of the controller circuitry, has been extensively studied. Early research on state assignment was focused on finding a state encoding that minimizes area of the circuit 
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(MWHD) problem [7] . Olson et al. used a linear combination of switching activity of the next state lines and the number of literals as the cost function [5] . Tsui et al. [8] used simulated annealing as a search strategy to fmd a low power state encoding that accounts for both the switching activity of the next state lines and switched capacitance of the next state and output logic.
In [IO], Wu et al. proposed the idea of realizing a low power FSM by using T flip-flops. The authors showed that use of T flip flops results in a natural clock gating and may result in reduced next state logic complexity. However, that work was mostly focused on BCD counters which have cyclic behavior. The cyclic behavior of counters resulted in a significant reduction of combinational logic complexity and, hence, lower power consumption. This paper proposes a novel state assignment technique, which identifies most probable cycles in the FSM and encodes states on these cycles with Gray codes. The objective function is to minimize the Weighted Hamming Distance. Notice that although techniques such as those presented in [8] use more accurate cost functions for two and multi-level logic realization of the state machines, the MWHD metric is still relevant and quite effective. In other words, although MWHD does not exhibit a high absolute accuracy, but it certainly exhibits a high degree of fidelity. This paper also teaches how a combination of T and D flip-flops as state registers can be used to achieve a low power realization of the FSM in question.
The remainder of this paper is organized as follows. Section 2 provides the theoretical background for the proposed encoding technique; the cycle-based state encoding technique is presented in Section 3, and in Section 4, the power-efficient implementation of an FSM using both T and D flip-flops is discussed. Experimental results and conclusion are given in Sections 5 and 6 , respectively.
Background
An FSM is described by a six-tuple (X, S, .so, k, 9) where X is the set of input symbols, Y is the set of output symbols, S is the set of states, .so is the initial state, 1:XX S 4 Y is the output function, and T l :X X s + S is the next state function.
From a probabilistic point of view, an FSM can be described by a Markov process in which pi is the probability of being in state si, and p i j is the conditional probability of transition from state vi to state vY 
The weight assigned to each vertex vi is the state probability pi, andthe weight assigned to each edge (vi, vj) is the probability pii in the Markov process.
Assume states s i and .? are encoded using binary strings hi and hj respectively. The transition from state s i to state .sj will have a switching activity equal to dc, the hamming distance between hi and hj Since dynamic power consumption is directly related to switching activity and state transition in an FSM corresponds to the switching of the state bits, state encoding will have a major effect on the power consumption. The goal is to perform state assignment in such a way that state transitions with higher probability take place with a smaller switching activity on state bits. The objective function to minimize would then be:zCpi piidii (1) In our proposed technique for low power state encoding, the FSM is first decomposed into a set of cycles. These cycles are then encoded in order to minimize the total switching according to the cost function in (1) . Once the cycles are encoded, the entire FSM will be implemented using D and T flip-flops.
Cycle-based Encoding
We first show in a systematic way that a Markov process, which defines the behavior of the FSM, can be represented by a set of weighted directed cycles. Next we introduce a new state-encoding algorithm based on this cycle representation of the FSM.
We start with a simple example of a cyclic process modeling the motion of a particle on a closed curve and focus on the particle's motion through p points of this curve at moments that are one unit of time apart; cf. 141.
Accordingly the binary sequence yV." I codlfying the transition of the particle from v to v' is given by a chuotic sequence. Furthermore, since expression (2) provides transition probability from v to v' of a Markov process 5 that behaviorally models the particle's movement, it can be concluded that:
'2 cdlection of cycles C along with some weights assigned to each cycle defines U Murhiv pniccv.s E , . 'I Motivated by the above example, we proceed with a formal defmition of directed cycles and cycle-based representation of Markov processes.
Definition 1. A directed cycle over
Each cycle C belongs to an equivalence class of cycles C where 
The second order passuge function can acccirdingly he defined us:
Let S be a finite set of states. Consider a homogeneous recurrent IS1-state Markov process E, defined over a probability space with common invariant probability distribution pi, i I Ifl ; then there exists a finite set of weighted cycles C such that superposing the cycles will define E, ; i.e., Solutions to CyDec can be classified as probabilistic or deterministic solutions depending on whether or not the weighted cycles are subjected to probabilistic interpretation. As examples of a probabilistic and a deterministic solution to CyDec, consider the following two approaches.
Randomized Approach Consider a homogenous and recurrent Markov process with a countable state space, which is derived from a given FSM. The process is allowed to run along a sample path for virtually infinite time. Along this sample path, a set of cycles will be generated. Theoretically, if we let the process run for an infinitely long time, ull possible cycles will be generated. Now, the Markov process can be decomposed into a set of cycles C, generated in the above manner, with weights calculated by the following set of equations, which are in tum derived from (3):
These cycle weights are unique and independent of the ordering in which the cycles were generated. The weights have a probabilistic interpretation, in the sense that W(C) is equal to the expected number of times that C appears along an infinitely long sample path.
Deterministic Approach: Consider a homogenous and recurrent Markov process, which is derived from a given FSM. Pick an arbitrary state vi. Since the process is recurrent, there exists at least one state vj such that the transition probability Po is non-zero. Pick this new state vi and repeat the procedure. Since the number of states is finite, a cycle will finally be created. Set the weight for this cycle equal to the minimum probability of the transitions on the cycle, decrease the probability of each transition on the cycle, P+ by this cycle weight, and proceed similarly to find other cycles until no nonzero probability transition is left.
Theorem 2: Let 5 be a homogenous and recurrent Markov process and C be the set of weighted cycles generated using the above-mentioned deterministic approach. The set of cycles in C is a decomposition of that satisfies Theorem 1.
Proof: Following the cycle generation procedure mentioned above, it is trivial to show that:
Notice that the cycles generated by the deterministic approach are not unique and depend on the policy for selecting the next state. Moreover, even if the same set of cycles is generated, the weight for each cycle will depend on the order in which the cycles were generated.
Theorem 3: Let E, be a homogenous and recurrent Markov process and C be the set of weighted cycles generated using the above-mentioned deterministic approach, then IC1 is of O(/S/2) where 1 4 is the number of states in 5.
Proof: Because in each iteration of the deterministic approach, after extracting a cycle, weight of at least one edge becomes zero, therefore, IC\ is O(/S/2). H Having described the mathematical framework for FSM cycle decomposition, we now proceed with the state-encoding problem. As mentioned earlier, the technique for state assignment proposed here is based on the decomposition of FSM into a set of cycles. Due to the high complexity of the probabilistic method and since the number of cycles in that approach can grow exponentially large (in the number of states of the FSM), the deterministic method will be used in this paper to generate the cycles. The algorithm generute-cycles for generating the cycles of any given FSM 5 is shown in Figure 2. algorithm generate-cycles (FSM E,) begin 2. In this algorithm, the weight of each edge is the total transition probability ofthat edge; i.e., wij = pipo Vi,j=f../d
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The algorithm starts with the edge with maximum weight in line 3 and then repeatedly picks the maximum weight edges from the set of edges (line 7). This process is repeated until a cycle is generated (line 8); the cycle weight will then be set to the minimum of all the edge weights on the cycle (line lo), and the weights of all the edges on the cycle will be decreased by the cycle weight (line 12). This process is repeated till there are no more edges with non-zero weights. Now that the FSM has been decomposed into a set of cycles, the cycLtencode,stut~.s algorithm of Figure 3 is employed for the state assignment step. 
5.
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encode-cycle (C);
.
8. After all of the cycles are generated in line 1, they are first sorted according to their weights (line 2) and then a table of all the Gray codes for the minimum required bit count is generated. The number of such Gray codes will be 2 rrg2'sl' (line 3). The cycles will then be encoded one by one according to the sorted order by using the encode-cycle algorithm. This algorithm assigns the codes to the states on the cycle in such a way that the hamming distance of each state from its neighboring states is minimized. However, this is not feasible for those cycles whose states are partially encoded as part of a previously encoded cycle (line 7). In fact, when the number of alreadyencoded states in a cycle is sufficiently large, it makes more sense to switch from a Gray coding scheme to a Minimum Weighted Hamming Distance algorithm (MWHD). That is precisely what cycle-encodet.stut~.s does for the few uncoded states in these cycles (lines 8,9).
MWHD(V); end
Gray codes are used to encode states in a cycle because Gray codes are the optimal solution with respect to the considered cost function, i.e., the minimum weighted hamming distance. Consider a table of Gray codes shown in Figure 5 ; codes are divided into two sets. A code is a high-code if its MSB is 1, and is a low-code if its MSB is 0.
A Constructing a Gray code table according to this simple procedure, low-codes will always be in top and high-codes will be at bottom. The line which separates the high-codes from low-codes is called middleline. Note that the only difference between high and low codes with equal distances from the middle-line is the MSB, thus they have a hamming distance of one. Moreover, each code differs from its neighboring codes only in one bit (this is the well-known Gray code prop erty). Given a cycle C, we can encode it optimally by following a ping-pong movement in the Gray code table starting from the very first high-code under the middle-line and choosing the codes in high, low, low, high, high, low, ... order as shown in figure 6 . Figure 4 shows the proposed heuristic for encoding cycles. For algorithm encode-cycle (cycle C) begin 1. start = find-besttrotation ( C ) ; 2. 3.
5. end
foreach uncoded state on C starting at sfart high = find first available highcode; low = find first available low-code; code(state) = r i n d -b e s t c o d e (high, low);
Fig. 4:
Cycle Encoding Heuristic those cycles, none of whose states are encoded, it makes no difference which state to start with for encoding. As we proceed with other cycles, some of the states will have already been encoded, and therefore, we must first determine what state to start with. In line 1, Jind-he.sttmtution returns the beginning of the largest consecutive sequence of already encoded states on the cycle. In line 2, the algorithm will proceed with all the uncoded states on the cycle.
Fig. 5: Gray code table
The high and low codes are selected as candidate codes for the yetuncoded state (lines 3, 4) andfind-best-code is used to compare the cost for each of the two candidate codes and pick the best one (line 5). This function follows the Gray code sequence if the cycle is not partially encoded, but if some of the states in the cycle are already encoded, this function chooses the nearest code (in terms of the hamming distance cost) to the last encoded state and continues with Gray codes from there on. As a secondary tie breaking term, the low and high codes balance is used. This is useful because the ping-pong movement will always be possible if we keep a balance between the number of high and low codes that have been used.
Hybrid FSM Implementation
As mentioned before, D flip-flops are commonly used as state registers when implementing FSMs because the combinational logic for calculating the next state tends to be more complex for T flip-flops.' Wu et al. showed that using T flip-flops for BCD counters, which exhibit a purely cyclic behavior, results in a very simple combinational logic realization, thereby, very low power consumption [ 101. In the case of counter's state lines, the bit-level switching activity of state lines increases as one moves from the MSB toward the LSB. So it pays off to use T flip-flops for the LSB state lines. More generally (and intuitively), if one uses T signals to implement high switching activity state lines, then the on-set of the logic function that produces the T signal would include most of the minterms in the Boolean space, resulting in simpler combinational logic realization, and therefore, lower power consumption.
This ituitive (yet inexact) observation is the key rationale behind using both T and D flip-flops for low power realization of FSMs, primarily because the encoding technique proposed in this paper is based on the cycle realization of FSM.
Of all generated cycles for a given FSM, the ones with larger weights, which are considered first, are optimally encoded, i.e., the states are encoded using consecutive Gray codes, but those with smaller weights, which are encoded later, may end up having nonconsecutive codes. When FSM runs and the circuit makes transitions from one state to another, each flip-flop experiences some switching activity. The best way of implementing this FSM would be to use D flip-flops for those bits that have smaller switching activity, and T flip-flops for those that have larger activity.
Consider encode-cycle, which starts with the middle-line (cf. Figure 6 ). To keep the minimum distance of 1 between each state and its neighboring states, the algorithm experiences a ping-pong like behavior, switching between high and low codes. Assuming a cycle over all states of FSM, one can see that with the exception of the most significant bit (leftmost bit), the switching activity is higher for lower-order bits. The most significant bit (MSB) is an exception and has the largest switching activity among all bits (cf. Figure 6 ). . where n is the total number of states on those cycles that are encoded using the encode-cycle algorithm. Note that the cycles encoded by 1 There are also legacy reasons. The use of D flip-flops is so common that almost all of the state assignment techniques published to-date support only D flip flops; this introduces a barrier to widespread and effective use of T flip-flops. A barrier that we are attempting to lower in this paper.
encode-cycle are the ones that end up having a consecutive set of Gray codes and are hence suitable for T flip-flop implementation.
Experimental Results
The cycle-based encoding algorithm was implemented in C and run on an IBM lntellistation with a 730 MHz Pentium U1 processor and 256 MB memory to generate the experimental results.
The total weighted Hamming distance (WHD) for a number of FSM benchmark circuits and for different encoding techniques are reported in Table 1 . For these results, we assumed uniform external input distribution and used equation (1) Table 1 : Average Switching Activity The first column provides names of the FSM circuits, which are all selected from LGSynth89 or ISCAS89 benchmark sets. The largest circuit used for generating experimental results has 256 states. Column 2 shows the number of states in each FSM. Columns 3 and 4 report the average switching activity per state bit line and the runtime (in seconds) for the proposed cycle-based state assignment (i.e., the cy~le-encode-.stut~.s algorithm). All FSMs were encoded in the order of one second or less. Columns 5 and 6 report the average switching activity and runtime for a genetic search algorithm that was implemented to calculate the low power state assignment based on the minimum weighted hamming distance cost. For these results, parameter t (cf. line 7, Figure 3 ) was set to 40% for all of the above experiments. The results show a significant speedup compared to the genetic search algorithm with nearly the same quality of results. The case of 3208 is a notable exceoption, where we obtain more than 70% reduction in the WHD metric. The reason for this siginificant improvement is that s2OR is indeed a 256 state counter. As a result we perform much better than the genetic search algorithm (the quality of GA solution may improve if it is given more computation time) Table 2 : Genetic V.S. cycle-encode-cycle Table 2 shows the post-mapping area and power consumption of the FSMs using genetic search generated state codes V.S. codes generated by cycle-encode,state.s algorithm. Fidelity of WHD cost function can be noticed by considering tables 1 and 2 side by side. For the next set of experimental results, we investigate the effect of using both T and D flip flops to implement an FSM that has been coded by the cycle-enco~e-.siaie.s algorithm. scriptmgged was then used in SIS to optimize the encoded circuit, which was subsequently technology mapped to an industrial 0.25 p ASIC cell library. A gate-level power simulation tool was used to calculate the power consumption of the final circuit. We used a uniformly-distributed vector set of size 100,000 to excite each circuit from a randomly selected initial state or the reset state (if specified). The results are reported in Table 3 
FSM
Conclusions
A mathematical framework for the cyclic representation of FSMs is introduced. Based on this representation, a new state-encoding technique was proposed to reduce switching activity in FSMs. Since a cyclic behavior is better implemented by T flip-flops, a hybrid-flipflop scheme for FSM implementation based on cycle decomposition was proposed to achieve further power reduction in the final circuit. Experimental results show the effectiveness of this approach.
